

US009105482B2

(12) United States Patent

Bangsaruntip et al.

(54) NANOWIRE PIN TUNNEL FIELD EFFECT DEVICES

(75) Inventors: Sarunya Bangsaruntip, Yorktown

Heights, NY (US); **Stephen J. Koester**, Yorktown Heights, NY (US); **Amlan Majumdar**, Yorktown Heights, NY (US); **Jeffrey W. Sleights**, Yorktown

Heights, NY (US)

(73) Assignee: International Business Machines

Corporation, Armonk, NY (US)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 13/556,300

(22) Filed: Jul. 24, 2012

(65) Prior Publication Data

US 2012/0286242 A1 Nov. 15, 2012

Related U.S. Application Data

- (62) Division of application No. 12/684,280, filed on Jan. 8, 2010.
- (51) Int. Cl.

 H01L 21/00 (2006.01)

 H01L 21/04 (2006.01)

 B82Y 10/00 (2011.01)

 H01L 29/06 (2006.01)

 H01L 29/423 (2006.01)

 (Continued)

(52) U.S. Cl.

(10) Patent No.: US 9,105,482 B2 (45) Date of Patent: Aug. 11, 2015

(58) Field of Classification Search

CPC .. B82Y 10/00; H01L 21/047; H01L 29/0665; H01L 29/42312; H01L 29/0669; H01L

See application file for complete search history.

(56) References Cited

U.S. PATENT DOCUMENTS

4,995,001 A 5,308,445 A 2/1991 Dawson et al. 5/1994 Takasu (Continued)

FOREIGN PATENT DOCUMENTS

EP 217811 A1 4/2010 KR 20090044799 A 5/2009

(Continued)

OTHER PUBLICATIONS

Chen et al., "An Integrated Logic Circuit Assembled on Single Carbon Nanotube", www.sciencemag.org Science, vol. 311, Mar. 24, 2006, p. 1735.


(Continued)

Primary Examiner — Charles Garber Assistant Examiner — Evren Seven (74) Attorney, Agent, or Firm — Cantor Colburn LLP; Vazken Alexanian

(57) ABSTRACT

A nanowire tunnel device includes a nanowire suspended above a semiconductor substrate by a first pad region and a second pad region, the nanowire having a channel portion surrounded by a gate structure disposed circumferentially around the nanowire, an n-type doped region including a first portion of the nanowire adjacent to the channel portion, and a p-type doped region including a second portion of the nanowire adjacent to the channel portion.

20 Claims, 5 Drawing Sheets



(51)	T 4 Cl			2009/0140007 A1 C	(2000	The second	
(51)	Int. Cl.		(2007.01)		/2008 /2008	Jin et al.	
	H01L 29/66		(2006.01)			Yamauchi et al.	
	H01L 29/739		(2006.01)			Lu et al.	
						Yagishita et al.	
(56)	(56) References Cited			2008/0224224 A1 9/	/2008	Vandenderghe et al.	
• •						Avouris et al.	
	U.S. P	PATENT	DOCUMENTS			Suk et al	
						Kalburge	
	5,438,018 A		Mori et al.			Bhuwalka et al.	
	5,552,622 A 5,574,308 A		Kimura Mori et al.	2009/0057650 A1 3/	/2009	Lieber et al.	
	5,668,046 A		Koh et al.	2009/0057762 A1 3/	/2009	Bangsaruntip et al.	
	6,365,465 B1		Chan et al.			Bangsaruntip et al.	
	6,642,115 B1	11/2003	Cohen et al.			Tezuka et al. Ishida et al.	
	6,653,209 B1	11/2003	Yamagata			Brask et al.	
		10/2004				King et al.	
	6,835,618 B1 6,855,606 B2	2/2004	Dakshina-Murthy et al. Chen et al.	2009/0217216 A1 8/	/2009	Lee et al.	
	6,882,051 B2	4/2005	Majumdar et al.		/2009		
	6,891,227 B2	5/2005	Appenzeller et al.			Suk et al.	
	6,903,013 B2		Chan et al.			Ionescu	
	6,996,147 B2		Majumdar et al.	2010/0207102 A1 8/	/2010	Lee et al.	
	7,101,762 B2 7,151,209 B2		Cohen et al. Empedocles et al.			Chidambarrao et al.	
	7,180,107 B2		Appenzeller et al.			Bangsaruntip et al.	
	7,211,853 B2		Bachtold et al.			Bangsaruntip et al.	
	7,253,060 B2		Yun et al.	2011/0147840 A1 6/ 2012/0146000 A1 6/	/2011 /2012	Cea et al. Bangsaruntip et al.	
			Cho et al.	2012/0140000 A1 0/ 2013/0001517 A1 1/	/2012	Bangsaruntip et al.	
		10/2007	Lin et al.				
			Cohen et al.	FOREIGN I	PATE	NT DOCUMENTS	
			Doyle et al.				
	7,452,759 B2	11/2008	Sandhu	WO 02084757		10/2002	
			Chen et al.	WO WO2008069765	5 A1	6/2008	
			Kavalieros et al. Hareland et al.	OTHE	в ып	BLICATIONS	
	7,456,476 B2 7,473,943 B2		Mostarshed et al.	OTTE			
	7,498,211 B2	3/2009	Ban et al.	Derycke, et al, "Carbon N	Vanotuk	be Inter- and Intramolecular Logic	
	7,534,675 B2	5/2009	Bangsaruntip et al.	Gates" Nano Letters, Sep. 2001, vol. 1, No. 9, pp. 453-456.			
	7,550,333 B2		Shah et al. Majumdar et al.	Office Action—Non-Final for U.S. Appl. No. 12/684,280, filed Jan.			
	7,569,941 B2 7,642,578 B2		Lee et al.	8, 2010; First Named Inventor: Sarunya Bangsaruntip; Mailing Date:			
	7,791,144 B2		Chidambarrao et al.	May 2, 2011.			
	7,795,677 B2	9/2010	Bangsaruntip et al.			S. Appl. No. 12/856,718, filed Aug.	
	7,799,657 B2 7,803,675 B2*	9/2010	Dao Suk et al 438/197		16, 2010; first Named Inventor Sarunya Bangsaruntip; Mailing Date: Jul. 9, 2012.		
		1.2.45 D2 11/2010 D1114 -1		*	. 17141	fIIC A1 N 12/694 290	
	7,871,870 B2		Mostarshed et al.	Office Action—Restriction Election for U.S. Appl. No. 12/684,280, filed Jan. 8, 2010; First Named Inventor: Sarunya Bangsaruntip;			
	7,893,506 B2		Chau et al.	Mailing Date: Feb. 10, 2011.			
	8,064,249 B2 8,097,515 B2	1/2011	Jang et al. Bangsaruntip et al.			on for U.S. Appl. No. 12/758,939,	
	8,154,127 B1		Kamins et al.	filed Apr. 13, 2010; First Named Inventor: Sarunya Bangsaruntip;			
			Tan et al.	Mailing Date: Jun. 8, 2012.			
	8,541,774 B2	,774 B2 9/2013 Bangsaruntip et al. Office Action—Final for U.S. Appl. No. 12/684,280, file			ppl. No. 12/684,280, filed Jan. 8,		
	2004/0149978 A1 8/2004 Snider 2004/0166642 A1 8/2004 Chen et al.			2010; First Namd Invento	or: Sarı	unya Bangsaruntip; Mailing Date:	
	5/0121706 A1		Chen et al.	Oct. 5, 2011.			
		12/2005		Andriotis et al., 'Realistic nanotube-metal contact configuration for			
			Chen et al.	* *		s, IEEE Sensors Journal, vol. 8, No.	
	5/0033145 A1		Kakoschke et al.	6, Jun. 2008; pp. 910-913.			
	5/0131665 A1 5/0138552 A1		Murthy et al. Brask et al.	Bahar, R. 'Trends and Future Directions in Nano Structure Based Computing and Fabrication', ICCD 2006, International Conf. on			
	5/0197164 A1		Lindert et al.				
	7/0001219 A1		Radosavljevic et al.	Computer Design, Oct. 1-4		y, pp. 522-527. owire Tunneling Field-Effect Tran-	
		11/2007		3		92, 193504 (2008); 3 pages.	
			Chong et al. Chui et al.	Buddharaju et al., 'Gate-All-Around Si-Nanowire CMOS Inverter			
	8/0014689 A1		Cleavelin et al.	Logic Fabricated Using Top-Down Approach', European Solid-State			
	3/0061284 A1		Chu et al.	Device Research Conference, 11-11 Sep. 2007, pp. 303-306.			
	8/0067495 A1		Verhulst	Checka, N. 'Circuit Architecture for 3D Integration', Chapter 13 in			
	B/0067607 A1 B/0079041 A1		Verhulst et al. Suk et al.	Wafer Level 3-D ICs Process Technology, ed. C.S. Tan			
	8/0085587 A1		Wells et al.	2008, ISBN 978-0-387-76534-1, 13 pages.			
	B/0121932 A1		Ranade	Chen et al., 'Demonstration of Tunneling FETs Based on Highly			
	8/0128760 A1		Jun et al.	Scalable Verticle Silicon Nanowires', IEEE Electron Device Letters,			
	B/0135949 A1		Lo et al.	vol. 30, No. 7, Jult 2009, p		-756. d Stacked Nanowires Technologies	
	3/0142853 A1 3/0149914 A1		Orlowski Samuelson et al.			n Nanoelectronics," IEEE Interna-	
2000		S. 2000	~ manyavva ve tit.	101 1.0 Design Opportun	11		

(56) References Cited

OTHER PUBLICATIONS

tional Conference on Integrated Circuit Design and Technology and Tutorial, 2008. ICICDT 2008. Jun. 2-4, 2008 pp. 265-268.

Gates, Alexander J., "Designing a Nanoelectronic Circuit to Control a Millimeter-scale Walking Robot," Mitre Technical Paper, Aug. 2004, 21 pages; http://www.mitre.org/work/tech_papers_04/04_1248/04_1248.pdf.

Hu et al., 'Fringing field effects on electrical resistivity of semiconductor nanowire-metal contacts', Applied Physics Letters 92, 083503, Feb. 27, 2008; 3 pages.

Knoch et al., 'Tunneling phenomena in carbon nanotube field-effect transistors', Phys Stat Sol. (a) 205, No. 4, 679-694 (2008).

Lauhon et al., 'Epitaxial core-shell and core-multishell nanowire heterostructures', Nature, vol. 420, 7 Nov. 2002, pp. 57-61.

Leonard et al., 'Size-dependent effects on electrical contacts to nanotubes and nanowires', Phys Rev Lett., Jul. 14, 2006; 97(2):026804; pp. 026804-1 through 026804-4.

Ma et al., 'High-performance nanowire complementary metal-semi-conductor inverters', Applied Physics Letters 93, 053105_2008; 3 pages.

Mehrotra, Saumitra Raj 'A Simulation Study of Silicom Nanowire Field Effect Transistors (FETs), University of Cincinnati, Jul. 2007; 145 pages.

Neudeck, G.W., "An Overview of Double-Gate MOSFETs," Proceedings of 15th Biennial University/Government/ Industry Microelectronics Symposium. UGIM 2003. New York, NY: IEEE, US, Jun. 30-Jul. 2, 2003., Jun. 30, 2003, pp. 214-217.

Office Action—Non-Final for U.S. Appl. No. 12/778,315, filed May 12, 2010; First Named Inventor: Sarunya.

Office Action—Non-Final for U.S. Appl. No. 12/776,485, filed May 10, 2010, Fist Named Inventor: Sarunya Bangsaruntip; Mailing Date: Feb. 21, 2012.

Pavanello et al., "Evaluation of Triple-Gate FinFETs With SiO2—HfO2—TiN Gate Stack Under Analog Operation," Solid State Electronics, Elsevier Science Publishers, Barking, GB, vol. 51, No. 2, Mar. 7, 2007, pp. 285-291.

International Search Report; International Application No. PCT/US2011/029304; International Filing Date: Mar. 22, 2011; Date of Mailing: May 20, 2011.

International Search Report; International Application No. PCT/EP2010/066961; International Filing Date: Nov. 8, 2010; Date of Mailing: Feb. 10, 2011.

International Search Report; International Application No. PCT/EP2010/066483; International Filing Date: Oct. 29, 2010; Date of Mailing: Feb. 7, 2011.

International Search Report; International Application No. PCT/EP2011/053174; International Filing Date: Mar. 3, 2011; Date of Mailing: May 31, 2011.

International Search Report—Written Opinion; International Application No. PCT/EP2010/066483; International Filing Date: Oct. 29, 2010; Date of Mailing: Feb. 7, 2011.

International Search Report—Written Opinion; International Application No. PCT/US2011/029304; International Filing Date: Mar. 22, 2011; Date of Mailing: May 20, 2011.

International Search Report Written Opinion; International Application No. PCT/US11/49501; International Filing Date: Aug. 29, 2011; Date of Mailing: Jan. 18, 2012.

International Search Report—Written Opinion; International Application No. PCT/EP2010/066961; International Filing Date: Nov. 8, 2010; Date of Mailing: Feb. 10, 2011.

International Search Report—Written Opinion; International Application No. PCT/EP2011/053174; International Filing Date: Mar. 3, 2011; Date of Mailing: May 31, 2011.

Singh et al., 'Si, SiGe Nanowire Devices by Top-Down Technology and Their Applications', IEEE Transactions on Electron Devices, vol. 55, No. 11, Nov. 2008, pp. 3107-3118.

Taichi Su et al., New Planar Self-Aligned Double-Gate Fully Depleted P-MOSFET's Using Epitaxial Lateral Overgrowth (ELO)

and Selectively Grown Source/Drain (S/D), 2000 IEEE International SOI Conference, Oct. 2000, pp. 110-111.

Xiang, Jie et al., "Ge/Si Nanowire Heterostructures as High-Performance Field-Effect Transistors," Nature 441, 489-493 (May 25, 2006).

Ziegler, M.M. et al., "The CMOS/NANO Interface from a Circuits Perspective," ISCAS '03. Proceedings of the 2003 International Symposium on Circuits and Systems, 2003, May 25-28, 2003, vol. 4, pp. IV-904-IV-907.

Transmittal and International Preliminary Report on Patentability for International Application No: PCT/US2011/029304; International Filing Date: Mar. 22, 2011; date of mailing Oct. 26, 2012, 2 pages. Notice of Allowance for U.S. Appl. No. 12/776,485, filed May 10, 2010; First Named Inventor: Sarunya Bangsaruntip; Mailing Date: Sep. 26, 2012.

Office Action—Final for U.S. Appl. No. 13/372,719, filed Feb. 14, 2012; First Named Inventor: Sarunya Bangsaruntip; Mailing Date: Sep. 4, 2012.

Office Action—Non-Final for U.S. Appl. No. 12/631,199, filed Dec. 4, 2009; First Named Inventor: Sarunya Bangsaruntip; Mailing Date: Jun. 13, 2012.

Office Action—Non-Final for U.S. Appl. No. 12/856,718, filed Aug. 16, 2010; First Named Inventor: Sarunya Bangsaruntip; Mailing Date: Jul. 9, 2012.

Office Action—Restriction-Election for U.S. Appl. No. 12/856,718, filed Aug. 16, 2010; First Named Inventor: Sarunya Bangsaruntip; Mailing Date: Apr. 9, 2012.

Written Opinion for International Application No. PCT/US2011/029304; International Filing Date: Mar. 22, 2011; mailing date: May 20, 2011; 5 pages.

Office Action—Final for U.S. Appl. No. 12/856,718, filed Aug. 16, 2010; First Named Inventor: Sarunya Bangsaruntip; Mailing Date: Dec. 13, 2012.

Office Action—Non-Final for U.S. Appl. No. 13/600,585, filed Aug. 31, 2012; First Named Inventor: Sarunya Bangsaruntip; Mailing Date: Dec. 13, 2012.

Office Action—Non-Final for U.S. Appl. No. 13/551,995, filed Jul. 18, 2012; First named Inventor: Sarunya Bangsaruntip; Mailing Date: Dec. 19, 2012.

Office Action—Non-Final for U.S. Appl. No. 12/884,707, filed Sep. 17, 2010; Fist Named Inventor: Sarunya Bangsaruntip et al.; Mailing Date: Oct. 2, 2012.

Office Action—Non-Final for U.S. Appl. No. 13/372,714, filed Feb. 14, 2012; First Named Inventor: Sarunya Bangsaruntip et al.; Mailing Date: Sep. 20, 2012.

Office Action—Notice of Allowance for U.S. Appl. No. 13/551,995, filed Jul. 18, 2012; First Named Inventor: Sarunya Bangsaruntip; Mailing Date: Jul. 15, 2013; 13 pages.

Office Action—Final for U.S. Appl. No. 13/551,995, filed Jul. 18, 2012; First Named Inventor: Sarunya Bangsaruntip; Mailing Date Apr. 30, 2013; 11 pgs.

Office Action—Non-Final for U.S. Appl. No. 13/550,700, filed Jul. 17, 2012; First Named Inventor: Sarunya Bangsaruntip; Mailing Date: Apr. 25, 2013; 27 pgs.

Office Action—Non-Final for U.S. Appl. No. 13/372,719, filed Feb. 14, 2012; First named Inventor: Sarunya Bangsaruntip; Mailing Date: May 7, 2012.

Office Action—Non-Final for U.S. Appl. No. 13/372,719, filed Feb. 14, 2012; First Named Inventor: Sarunya Bangsaruntip; Mailing Date: Jul. 5, 2013, 28 pgs.

Office Action—Non-Final for U.S. Appl. No. 13/372,714, filed Feb. 14, 2012; Fist Named Inventor: Sarunya Bangsaruntip et al.; Mailing Date: Sep. 20, 2012.

Office Action—Non-Final for U.S. Appl. No. 13/372,719, filed Feb. 14, 2012; First Named Inventor: Sarunya Bangsaruntip; Mailing Date: Sep. 4, 2012.

Office Action—Restriction Election for U.S. Appl. No. 12/776,485, filed May 10, 2010; First Named Inventor: Sarunya Bangsaruntip; Mailing Date: Dec. 9, 2011.

* cited by examiner




FIG. 1







FIG. 2







Aug. 11, 2015




FIG. 7




FIG. 8




FIG. 9

1

NANOWIRE PIN TUNNEL FIELD EFFECT DEVICES

CROSS-REFERENCE TO RELATED APPLICATIONS

This is a divisional application of application Ser. No. 12/684,280, filed Jan. 8, 2010, which is incorporated by reference herein.

FIELD OF INVENTION

The present invention relates to semiconductor nanowire tunnel devices.

DESCRIPTION OF RELATED ART

PIN (p-type semiconductor—intrinsic semiconductor—n-type semiconductor) tunnel field effect transistor (FET) devices include an intrinsic semiconductor channel region ²⁰ disposed between a p-typed doped semiconductor region and an n-typed doped semiconductor region that contact the channel region.

BRIEF SUMMARY

In one aspect of the present invention, a method for forming a nanowire tunnel device includes forming a nanowire suspended by a first pad region and a second pad region over a semiconductor substrate, forming a gate structure around a channel region of the nanowire, implanting a first type of ions at a first oblique angle in a first portion of the nanowire and the first pad region, and implanting a second type of ions at a second oblique angle in a second portion of the nanowire and the second pad region.

In another aspect of the present invention, a nanowire tunnel device includes a nanowire suspended above a semiconductor substrate by a first pad region and a second pad region, the nanowire having a channel portion surrounded by a gate structure disposed circumferentially around the nanowire, an n-type doped region including a first portion of the nanowire adjacent to the channel portion, and a p-type doped region including a second portion of the nanowire adjacent to the channel portion.

Additional features and advantages are realized through 45 the techniques of the present invention. Other embodiments and aspects of the invention are described in detail herein and are considered a part of the claimed invention. For a better understanding of the invention with the advantages and the features, refer to the description and to the drawings.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

The subject matter which is regarded as the invention is 55 particularly pointed out and distinctly claimed in the claims at the conclusion of the specification. The forgoing and other features, and advantages of the invention are apparent from the following detailed description taken in conjunction with the accompanying drawings in which:

FIGS. 1-9 illustrate an exemplary method for forming a nanowire device.

DETAILED DESCRIPTION

With reference now to FIG. 1, a silicon on insulator (SOI) portion 102 is defined on a buried oxide (BOX) layer 104 that

2

is disposed on a silicon substrate 100. The SOI portion 102 includes an SOI pad region 106, an SOI pad region 108, and nanowire portions 109. The SOI portion 102 may be patterned by the use of lithography followed by an etching process such as, for example, reactive ion etching (RIE).

FIG. 2 illustrates the resultant BOX layer 104 and SOI portion 102 following an isotropic etching process. The BOX layer 104 is recessed in regions not covered by SOI portion 102. The isotropic etching results in the lateral etching of portions of the BOX layer 104 that are under the SOI portion 102. The lateral etch suspends the nanowire portions 109 above the BOX layer 104. The lateral etch forms the undercuts 202 in the BOX layer 104 and overhang portions 201 at the edges of SOI regions 106 and 108. The isotropic etching 15 of the BOX layer 104 may be, for example, performed using a diluted hydrofluoric acid (DHF). A 100:1 DHF etches about 2 to 3 nm of BOX layer 104 per minute at room temperature. Following the isotropic etching the nanowires portions 109 are smoothed to form nanowires 110 with for example, elliptical or circular cross sections that are suspended above the BOX layer 104 by the SOI pad region 106 and the SOI pad region 108. The smoothing of the nanowires may be performed by, for example, annealing of the nanowires 109 in hydrogen. Example annealing temperatures may be in the 25 range of 600° C.-900° C., and a hydrogen pressure of approximately 7 to 600 Torr.

FIG. 3 illustrates the nanowires 110 following an oxidation process that may be performed to reduce the cross-sectional area of the nanowires 110. The reduction of the cross-sectional area of the nanowires 110 may be performed by, for example, an oxidation of the nanowires 110 followed by the etching of the grown oxide. The oxidation and etching process may be repeated to achieve a desired nanowire 110 cross-sectional area. Once the desired cross-sectional area of the nanowires 110 have been reached, gates are formed over the channel regions of the nanowires 110 (described below).

FIG. 4 illustrates gates 402 that are formed around the nanowires 110, as described in further detail below, and capped with a polysilicon layer (capping layer) 404. A hardmask layer 406, such as, for example silicon nitride (Si_3N_4) is deposited over the polysilicon layer 404. The polysilicon layer 404 and the hardmask layer 406 may be formed by depositing polysilicon material over the BOX layer 104 and the SOI portion 102, depositing the hardmask material over the polysilicon material, and etching by RIE to form the polysilicon layer 404 and the hardmask layer 406. The etching of the gate 402 may be performed by directional etching that results in straight sidewalls of the gate 402. Following the directional etching, polysilicon 404 remains under the 50 nanowires 110 and outside the region encapsulated by the gate 402. Isotropic etching may be performed to remove polysilicon 404 from under the nanowires 110.

FIG. 5A illustrates a cross-gate 402 sectional view of a gate 402 along the line A-A (of FIG. 4). The gate 402 is formed by depositing a first gate dielectric layer (high K layer) 502, such as silicon dioxide (SiO₂) around the nanowire 110, and the SOI pad regions 106 and 108. A second gate dielectric layer (high K layer) 504 such as, for example, hafnium oxide (HfO₂) is formed around the first gate dielectric layer 502. A metal layer 506 such as, for example, tantalum nitride (TaN) is formed around the second gate dielectric layer 504. The metal layer 506 is surrounded by polysilicon layer 404 (of FIG. 4A). Doping the polysilicon layer 404 with impurities such as boron (p-type), or phosphorus (n-type) makes the polysilicon layer 404 conductive. The metal layer 506 is removed by an etching process such as, for example, RIE from the nanowire 110 that is outside of the channel region

3

and the SOI pad regions 106 and 108, and results in the gate 402 and nanowire 110 having the first gate dielectric layer (high K layer) 502, around the nanowire 110 and the second gate dielectric layer (high K layer) 504 formed around the first gate dielectric layer 502. FIG. 5B illustrates a cross sectional 5 view of a portion of the nanowire 110 along the line B-B (of FIG. 4).

FIG. 6 illustrates the spacer portions 604 formed along opposing sides of the polysilicon layer 404. The spacers are formed by depositing a blanket dielectric film such as silicon 10 nitride and etching the dielectric film from the horizontal surfaces by RIE. The spacer walls 604 are formed around portions of the nanowire 110 that extend from the polysilicon layer 404 and surround portions of the nanowires 110. FIG. 6 includes spacer portions 602 that are formed under the 15 nanowires 110, and in the undercut regions 202 (of FIG. 2). Following the formation of the spacer portions 604, the high K layers 502 and 504 may be removed by, for example, a selective etching process, and silicon may be epitaxially grown on the exposed nanowires 110 and SOI pad regions 20 106 and 108. The epitaxially grown silicon (epi-silicon) 606 layer increases the diameter of the nanowires 110 and the dimensions of the SOI pad regions 106 and 108. The episilicon 606 may be formed by epitaxially growing, for example, silicon (Si), a silicon germanium (SiGe), or germa- 25 nium (Ge). As an example, a chemical vapor deposition (CVD) reactor may be used to perform the epitaxial growth. Precursors for silicon epitaxy include SiCl₄, SiH₄ combined with HCL. The use of chlorine allows selective deposition of silicon only on exposed silicon surfaces. A precursor for SiGe 30 may be GeH₄, which may obtain deposition selectivity without HCL. Deposition temperatures may range from 550° C. to 1000° C. for pure silicon deposition, and as low as 300° C. for pure Ge deposition.

FIG. 7 illustrates a cross-sectional view of FIG. 6 following 35 the formation of the spacers 604 and the epi-silicon 606. In the illustrated embodiment, regions of the exposed epi-silicon 606 are doped with n-type ions 702 that are implanted at an angle (α), the angle α may, for example, range from 5-50 degrees. The implantation of the n-type ions 702 at the angle 40 α exposes the SOI pad regions 106 and 108 and the nanowire 110 one side of the device to the n-type ions 702 to form an n-type doped region 703 in the epi-silicon 606 adjacent to the gate 402, while a region 705 of the opposing side remains unexposed to the n-type ions 702 due to the height and position of the polysilicon layer 404, the spacers 604, and the hardmask layer 406.

FIG. 8 illustrates a cross-sectional view of the device. In the illustrated embodiment regions of the exposed epi-silicon 606 are implanted with p-type ions 802 at an angle (β); the 50 angle β may, for example, range from 5-50 degrees. The implantation of the ions 802 at the angle β in the epi-silicon 606 on the SOI pad regions 108 and 106 and the adjacent nanowire 110 form a p-type doped region 803 in the region 705 (of FIG. 7) adjacent to the gate 402; while the opposing 55 (n-type doped region 703) remains unexposed to the p-type ions 802. Portions of the SOI pad regions 106 and 108 that do not include the regions 703 and 803 may include both n-type and p-type ions; the regions with both types of ions do not appreciably effect the operation of the device.

Once the ions 702 and 802 are implanted, an annealing process is performed to overlap the device and activate the dopants. The annealing process results in a shallow doping gradient of n-type ions and p-type ions in the channel region of the device.

FIG. 9 illustrates the resultant structure following silicidation where a silicide 902 is formed on the over the polysilicon

4

layer 404 (the gate region G) and over the n-type doped region (N) 703 and the p-typed doped region (P) 803. Examples of silicide forming metals include Ni, Pt, Co, and alloys such as NiPt. When Ni is used the NiSi phase is formed due to its low resistivity. For example, formation temperatures include 400-600° C. Once the silicidation process is performed, capping layers and vias for connectivity (not shown) may be formed and a conductive material such as, Al, Au, Cu, or Ag may be deposited to form contacts 904.

The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms "a", "an" and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms "comprises" and/or "comprising," when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one ore more other features, integers, steps, operations, element components, and/or groups thereof.

The corresponding structures, materials, acts, and equivalents of all means or step plus function elements in the claims below are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of the present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the invention. The embodiment was chosen and described in order to best explain the principles of the invention and the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated

The diagrams depicted herein are just one example. There may be many variations to this diagram or the steps (or operations) described therein without departing from the spirit of the invention. For instance, the steps may be performed in a differing order or steps may be added, deleted or modified. All of these variations are considered a part of the claimed invention.

While the preferred embodiment to the invention had been described, it will be understood that those skilled in the art, both now and in the future, may make various improvements and enhancements which fall within the scope of the claims which follow. These claims should be construed to maintain the proper protection for the invention first described.

What is claimed is:

- 1. A nanowire tunnel device, comprising:
- a nanowire spaced apart and above a semiconductor substrate by a first pad region and a second pad region, the nanowire having a channel portion surrounded by a gate structure disposed circumferentially around the nanowire, the gate structure comprising a metal layer and a conductive polysilicon capping layer disposed directly onto and encapsulating the metal layer;
- a first protective spacer adjacent to a sidewall of the gate structure and around portions of the nanowire extending from the gate structure;
- a second protective spacer adjacent to the first protective spacer, the second protective spacer is formed and fills a space between an exposed region of the nanowire and the semiconductor substrate;
- an n-type doped region including a first portion of the nanowire adjacent to the channel portion; and

40

- a p-type doped region including a second portion of the nanowire adjacent to the channel portion.
- 2. The device of claim 1, wherein the gate structure includes a silicon oxide layer disposed on the channel portion of the nanowire, a dielectric layer disposed on the silicon 5 oxide layer, and a metal layer disposed on the dielectric layer.
- 3. The device of claim 1, wherein the first portion of the nanowire, the second portion of the nanowire, the first pad region, and the second pad region include silicon material.
- **4**. The device of claim **1**, wherein the first portion of the 10 nanowire, the second portion of the nanowire, the first pad region, and the second pad region include epitaxially grown material.
- 5. The device of claim 4, wherein the epitaxially grown material is silicon.
- **6**. The device of claim **4**, wherein the epitaxially grown material is a SiGe alloy.
- 7. The device of claim 4, wherein the epitaxially grown material is Ge.
- **8**. The device of claim **4**, wherein the epitaxially grown 20 material is doped silicon.
- **9**. The device of claim **4**, wherein the epitaxially grown material is a doped SiGe alloy.
- 10. The device of claim 4, wherein the epitaxially grown material is doped Ge.
- 11. The device of claim 1, wherein further comprising a silicide material on the first pad region, the second pad region, the first portion of the nanowire, the second portion of the nanowire, and the gate structure.
- 12. The device of claim 1, further comprising conductive 30 contacts on the first pad region, the second pad region, the first portion of the nanowire, the second portion of the nanowire, and the gate structure.
- 13. The device of claim 1, wherein the first protective spacer includes a nitride material.
- 14. The device of claim 1, wherein the conductive polysilicon capping layer is doped with p-type or n-type impurities.
- 15. The device of claim 1, further comprising a hard mask layer disposed onto the conductive polysilicon capping layer.
 - 16. A nanowire tunnel device, comprising:
 - a nanowire spaced apart and above a semiconductor substrate by a first pad region and a second pad region, the nanowire having a channel portion surrounded by a gate structure disposed circumferentially around the nanowire, the gate structure comprising a metal layer and a 45 conductive polysilicon capping layer disposed directly onto and encapsulating the metal layer;

6

- a first protective spacer adjacent to a sidewall of the gate structure and around portions of the nanowire extending from the gate structure;
- a second protective spacer adjacent to the first protective spacer, the second protective spacer is formed and fills a space between an exposed region of the nanowire and the semiconductor substrate:
- an n-type doped region including a first portion of the nanowire adjacent to the channel portion; and
- a p-type doped region including a second portion of the nanowire adjacent to the channel portion, wherein the first portion of the nanowire, the second portion of the nanowire, the first pad region, and the second pad region include epitaxially grown material.
- 17. The device of claim 16, wherein the gate structure includes a silicon oxide layer disposed on the channel portion of the nanowire, a dielectric layer disposed on the silicon oxide layer, and a metal layer disposed on the dielectric layer.
- **18**. The device of claim **16**, wherein the first portion of the nanowire, the second portion of the nanowire, the first pad region, and the second pad region include silicon material.
- 19. The device of claim 16, wherein the epitaxially grown material is Ge.
 - 20. A nanowire tunnel device, comprising:
 - a nanowire spaced apart and above a semiconductor substrate by a first pad region and a second pad region, the nanowire having a channel portion surrounded by a gate structure disposed circumferentially around the nanowire, the gate structure comprising a metal layer, a conductive polysilicon capping layer disposed directly onto and encapsulating the metal layer, and a silicon nitride hardmask layer disposed directly onto the polysilicon capping layer;
 - a first protective spacer adjacent to a sidewall of the gate structure and around portions of the nanowire extending from the gate structure;
 - a second protective spacer adjacent to the first protective spacer, the second protective spacer is formed and fills a space between an exposed region of the nanowire and the semiconductor substrate;
 - an n-type doped region including a first portion of the nanowire adjacent to the channel portion; and
 - a p-type doped region including a second portion of the nanowire adjacent to the channel portion.

* * * * *